Apparatus and method for synchronous rectifier control delay

ABSTRACT

A circuit for use in an LLC converter comprises a first primary side switch, a first secondary side switch assembly, a controller, and a resonant network. The controller is configured to measure, on the LLC primary side, a first voltage and determine a delay due to the first voltage. The controller is also configured to apply a first gate voltage to the first primary side switch to transition the first primary side switch from an off state to an on state and apply a second gate voltage to the first secondary side switch assembly to transition the first secondary side switch assembly from an off state to an on state. The application of the first and second gate voltages are separated by a synchronous rectifier delay based on the delay due to the first voltage, the first voltage comprising a voltage across the resonant capacitor.

CROSS-REFERENCE TO RELATED APPLICATIONS

This application claims the benefit and priority of U.S. applicationSer. No. 17/171,810, filed Feb. 9, 2021. The entire disclosure of theabove application is incorporated herein by reference.

TECHNICAL FIELD

Aspects of the disclosure are related to power supplies and, inparticular, to rectifier conduction delay.

BACKGROUND

A power supply typically converts an incoming voltage into a different,output voltage. For example, an alternating current (AC) input voltagemay be converted to a direct current (DC) voltage for use by electronicequipment. In another example, a first DC input voltage may be convertedto a different DC voltage for use by the electronic equipment.

An LLC synchronous rectifier converter or LLC resonant converter (LLCconverter) can include primary side switches and secondary sideswitches. Typically, one or more switches of the primary side switchesare controlled in correlation with one or more switches of the secondaryside switches. The other primary side switches are also controlled incorrelation with the other secondary side switches. In one example, thecorresponding switches are controlled to turn on and off together. In ahalf-bridge LLC converter having two primary switches (PS1 and PS2) andfour secondary switches (SS1, SS2, SS3, and SS4), the primary switch PS1may be turned on and off together with related secondary side switchesS1, S3. Further, the primary switch PS2 may be turned on and offtogether with related secondary side switches SS2, SS4.

However, the secondary side conduction does not always coincide withthat of the primary side conduction in all operating modes of the LLCconverter. For example, during a constant current mode (CC mode), theLLC converter can operate in a heavy continuous conduction mode(CCM-heavy). During the CC mode, the converter operates to maintain afixed CC level regardless of different load impedances and outputvoltages. When operating in the CCM-heavy mode, a shoot-through orshorted condition of the secondary side switches can occur if thesecondary side switches are turned on at the same time with theircorresponding primary side switches, which can affect converterperformance, life, and efficiency.

OVERVIEW

In accordance with one aspect, a circuit for use in an LLC converterwith an LLC primary side and an LLC secondary side, the circuitcomprises a first primary side switch, a first secondary side switchassembly, a controller, and a resonant network. The controller isconfigured to measure, on the LLC primary side, a first voltage anddetermine, based on the first voltage, a delay due to the first voltage.The controller is also configured to apply a first gate voltage to thefirst primary side switch to transition the first primary side switchfrom an off state to an on state and apply a second gate voltage to thefirst secondary side switch assembly to transition the first secondaryside switch assembly from an off state to an on state. The applicationof the first gate voltage and the application of the second gate voltageare separated by a synchronous rectifier delay based at least on thedelay due to the first voltage. The resonant network is on the LLCprimary side and comprises a resonant capacitor. The first voltagecomprises a voltage across the resonant capacitor.

In accordance with another aspect, a method for adjusting off-to-on timedelay between primary and secondary side switches in an LLC converter,the method comprises monitoring, on a primary side of the LLC converter,resonant capacitor voltage across a resonant capacitor and determining,based on the resonant capacitor voltage, a synchronous rectifier delay.The method also comprises causing a first primary side switch totransition from an off state to an on state, delaying a first period oftime based on the synchronous rectifier delay, and causing a firstsecondary side switch assembly to transition from an off state to an onstate after the first period of time.

BRIEF DESCRIPTION OF THE DRAWINGS

The drawings illustrate embodiments presently contemplated for carryingout embodiments of the present disclosure.

In the drawings:

FIG. 1 illustrates an LLC converter circuit according to an embodimentof the present disclosure.

FIG. 2 illustrates example waveforms corresponding to voltage waveformsof primary and secondary side switches according to an embodiment.

FIG. 3 illustrates a plot of output voltage versus delay of conductiondelay (phase shift) experienced at different output voltages accordingto an embodiment.

FIG. 4 illustrates a plot showing trends in phase shift delay withdifferent output trim conditions according to an embodiment.

FIG. 5 illustrates waveforms of a control scheme according to anembodiment.

FIG. 6 illustrates a flowchart showing a procedure for implementing thecontrol scheme of FIG. 5 according to an embodiment.

FIG. 7 illustrates a calculation procedure for calculating a phase shiftaccording to an embodiment.

FIG. 8 illustrates a calculation procedure for calculating a phase shiftaccording to another embodiment.

FIG. 9 illustrates exemplary operational waveforms according to anembodiment.

While the present disclosure is susceptible to various modifications andalternative forms, specific embodiments thereof have been shown by wayof example in the drawings and are herein described in detail. It shouldbe understood, however, that the description herein of specificembodiments is not intended to limit the present disclosure to theparticular forms disclosed, but on the contrary, the intention is tocover all modifications, equivalents, and alternatives falling withinthe spirit and scope of the present disclosure. Note that correspondingreference numerals indicate corresponding parts throughout the severalviews of the drawings.

DETAILED DESCRIPTION

Examples of the present disclosure will now be described more fully withreference to the accompanying drawings. The following description ismerely exemplary in nature and is not intended to limit the presentdisclosure, application, or uses.

Example embodiments are provided so that this disclosure will bethorough, and will fully convey the scope to those who are skilled inthe art. Numerous specific details are set forth such as examples ofspecific components, devices, and methods, to provide a thoroughunderstanding of embodiments of the present disclosure. It will beapparent to those skilled in the art that specific details need not beemployed, that example embodiments may be embodied in many differentforms and that neither should be construed to limit the scope of thedisclosure. In some example embodiments, well-known processes,well-known device structures, and well-known technologies are notdescribed in detail.

Although the disclosure hereof is detailed and exact to enable thoseskilled in the art to practice the invention, the physical embodimentsherein disclosed merely exemplify the invention which may be embodied inother specific structures. While the preferred embodiment has beendescribed, the details may be changed without departing from theinvention, which is defined by the claims.

FIG. 1 illustrates an LLC converter 100 circuit according to anembodiment of the present disclosure. LLC converter 100 has a primaryside 102 and a secondary side 104. The primary side 102 is illustratedas a half bridge configuration in FIG. 1 including two switches 106, 108and a resonant network 110 including a resonant inductor 112, a shuntinductor 114, and a resonant capacitor 116.

The LLC converter 100 depicted in FIG. 1 utilizes synchronousrectification and, accordingly, includes switches or transistors 118,120, 122, 124 in the secondary side 104. Transistors 118, 122alternately operate as a high side switches for the secondary side 104,and transistors 120, 124 alternately operate as a low side switches forthe secondary side 104. A controller 126 includes the hardware and logicused to drive switches 106, 108, 118, 120, 122, 124 and implement analgorithm to improve performance and efficiency by manipulating theturn-on times of the secondary side switches 118, 120, 122, 124 inrelation to their corresponding first side switches 106, 108. One ormore isolation components 128, 130 (e.g., an optocoupler) may be used tocommunicate gate turn-on signals to the first side switches 106, 108 asillustrated and/or to the secondary side switches 118, 120, 122, 124 toprovide isolation between the primary side 102 and the secondary side104.

According to another embodiment, an LC series resonant converter may beformed from the components of the LLC converter 100 of FIG. 1 byremoving the inductor 114. This disclosure contemplates control of theprimary and secondary side switches for the LLC converter 100 and the LCseries resonant converter in the same or similar control schemes.

In one mode of operation, the controller 126 operates the high-sideprimary switch 106 in cooperation with the correlating secondary sideswitches 118, 120 corresponding to a first portion of an operation modesuch as a constant current mode (CC mode). During a second portion ofthe operation mode, the controller 126 operates the low-side primaryswitch 108 in cooperation with the correlating secondary side switches122, 124. Operation of the primary side switches 106, 108 in analternating manner produces a sinusoidal current that is transmittedfrom the primary side 102 to the secondary side 104 via the primary andsecondary windings 132, 134 of a transformer 136. The alternatingcurrent is rectified by appropriate operation of the secondary sideswitches 118, 120, 122, 124 to produce an output voltage, V_(out),supplied to a load 138.

A number of measurement sensors are illustrated for use in determiningsynchronous rectifier delay times according to embodiments. A firstsensor includes an input voltage sensor 140 configured to measure theinput voltage, V_(in), of the LLC converter 100. A second sensorincludes an output voltage sensor 142 configured to measure the outputvoltage, V_(out), of the LLC converter 100. A load or output currentsensor 144 is configured to measure the current being supplied to theload 138. The controller 126 is configured to measure the input andoutput voltages and the output current as described herein as part ofthe control scheme for controlling the LLC converter 100. Additionalsensors include a resonant capacitor voltage sensor 146 and a primarycurrent sensor 148.

FIG. 2 illustrates example waveforms corresponding to operation of thehigh-side switch 106 (PRI1) and voltage waveforms corresponding to thevoltage between the drain and source of the high-side switch 106(Vds(PRI)) and to the voltage between the drain and source of thesecondary side switch 118 (Vds(SR)). FIG. 2 illustrates an example of aCC mode operation during a CCM-heavy condition. As illustrated, when thegate command signal 200 of the switch 106 transitions from low to highor from high to low, the Vds(PRI) voltage of the switch 106 alsocorrespondingly transitions from low to high or high to low in asubstantially short time response. However, the Vds(SR) transitions fromlow to high and from high to low of the secondary side switch 118 isshifted in phase from the shifts in the Vds(PRI) voltage. Such phaseshift is presented as a delay of the current in the secondary side ofthe LLC converter 100. It has been observed that the further theoperation of the resonant network 110 is into the CCM-heavy condition,the larger the phase shift delay exhibited in the circuit.

FIG. 3 illustrates a plot 300 of output voltage versus delay of theconduction delay (phase shift) experienced at different output voltages(V_(out)). As shown, a curve 302 illustrates the delays increasing asthe output voltage decreases. At or above a certain nominal voltage 304,the delay disappears or becomes negligible. Accordingly, for voltagesabove the nominal voltage, operation of the LLC converter 100 withoutconsideration for the phase shift delay between current conduction inthe primary side 102 and current conduction in the secondary side 104may be performed. A linear trend line 306 based on the delay values atthe various corresponding voltage values can be used to calculate theportion of the overall phase shift to be introduced into the controlscheme controlling the LLC converter 100 as described below with respectto FIGS. 6, 7 . Other trend lines of higher polynomial bases or othershapes may be generated in addition to or instead of the linear trendline shown in FIG. 3 . While plot 300 illustrates conduction delayversus output voltage, additional plots of conduction delay due to otherfactors such as input voltage (V_(in)), load or output current(I_(out)), and the like may be determined.

FIG. 4 illustrates a plot 400 showing trends in the phase shift delaywith different output trim conditions. For example, for a given voltage,variances in the load exhibit different delays. As described above withrespect to FIG. 3 , phase shift delays at or above a nominal voltageexhibits little to no delay. As shown, a curve 402 corresponding to 50V, for example, illustrates no delay across the calculated loadpercentages. However, delays shown in curves 404, 406, 408 forcorresponding voltages 45 V, 40 V, and 35 V, for example, illustrateincreasing trends in the delay as the load percentage increases.

FIG. 5 illustrates waveforms of a control scheme 500 according to anembodiment. Control scheme 500 includes gate control waveforms 502, 504,respectively for the primary side switches 106, 108. As illustrated, thewaveforms 502, 504 may control the amount of turn-off time and turn-ontime of each to substantially the same. Alternatively, depending onother desired conditions of the output voltage V_(out), the turn-on timeand/or the turn-off time of each switch 106, 108 may be different, thusyielding distinct duty cycles.

Control scheme 500 also illustrates a gate control waveform 506 forsecondary side switches 118, 120 correlated with primary side switch 106and illustrates a gate control waveform 508 for secondary side switches122, 124 correlated with primary side switch 108. As shown, a delay 510exists between the turn-on time of the primary side switch 108(controlled by the gate control waveform 504) and the turn-on time ofthe secondary side switches 122, 124 (controlled by the gate controlwaveform 508). A current waveform 512 illustrates current flow throughthe secondary side switches 118, 120, and a current waveform 514illustrates current flow through the secondary side switches 122, 124.While the gate control waveform 508 illustrates an off-to-on transitionthat overlaps current conduction in the secondary side switches 118, 120(e.g., prior to current cessation as shown in an overlap at thebeginning of the delay 510 with the current waveform 512), the off-to-ontransition of the secondary side switches 122, 124 as controlled by thecurrent waveform 514 is delayed at least by the delay 510 to avoidsimultaneous current conduction in the secondary side switches 118, 120.In this manner, the closing of the secondary side switches 122, 124after cessation of current conduction avoids an overlap with currentconduction in the secondary side 104. As further illustrated, theoff-to-on transition of the secondary side switches 118, 120 ascontrolled by the current waveform 512 is delayed at least by a delay516 to avoid an overlap with the simultaneous current conduction in thesecondary side switches 122, 124. The delays 510 and 516 may besubstantially similar or may be different due to one or more changes inthe operation of the resonant network 110, which can cause therespective delay (510 or 516) to yield a new value based on operatingparameters.

FIG. 6 illustrates a flowchart showing a control procedure 600 forimplementing the control scheme of FIG. 5 according to an embodiment.The calculation procedure 600 may be implemented by the controller 126of FIG. 1 or by another controller or digital processor in the LLCconverter 100. Control procedure 600 begins at step 602 with determiningthe off-to-on time of a first primary side switch such as the switch 106of FIG. 1 . The off-to-on time may be determined by evaluatingparameters of a PWM control signal for the first primary side switchand/or a second primary side switch in one embodiment. In one example,the parameters of the PWM control signal may indicate a desired dutycycle for the control signal of each primary switch such as a 45% dutycycle where the on time for each switch is during the off time of theother switch.

At step 604, a calculation procedure calculates a phase shift or delaythat separates the off-to-on time of the first primary side switch andthe off-to-on time of the secondary side or synchronous rectifierswitches (e.g., switches 118, 120) corresponding to the first primaryside switch. This delay is illustrated as delay 510 in FIG. 5 .

Referring to FIG. 7 , a calculation procedure 700 is shown forcalculating the phase shift according to an embodiment. The calculationprocedure 700 may be implemented by the controller 126 of FIG. 1 or byanother controller or digital processor in the LLC converter 100.Calculation procedure 700 begins at step 702 with measuring the inputvoltage yin using, for example, the input voltage sensor 140 of FIG. 1 .At step 704, the portion of the synchronous rectifier delay (SR delay)due to the input voltage V_(in) is calculated. The SR delay due toV_(in) may be based on a trend calculation determined from plottingand/or calculating delays at various input voltage values similar to theplot 300 illustrated in FIG. 3 for V_(out). The trend calculation maygenerate a polynomial equation, for example, of the trend of the SRdelay due to V_(in) as follows:SR_(vi) =V _(in) *A1_(vi) +C ₁  (Eqn. 1)where V_(in) is the input voltage measured at step 702, A1_(vi) is theslope of the linear calculation, and C₁ is the y intercept of the linearcalculation. As used herein, polynomial equations are expressed in theform of a_(n)(x^(n)), where a is the coefficient, x is the variable, andn is the exponent. In Eqn. 1, V_(in) corresponds to the a₁ coefficient,A1_(vi) corresponds to the x¹ variable, and C₁ corresponds to the a₀coefficient. The use of n=1 (i.e., a monomial equation) to form a lineartrend line may be based on a trade-off between accuracy of the trendline to match the plotted values and the calculation speed of thecontroller performing the SR delay calculations. Higher-order polynomialtrend lines (e.g., n>1) can provide higher accuracy but can also involvea lengthier computational time and/or complexity. However, withappropriate selection of the controller used to perform the SR delaycalculations within a desired time, desired operational parameters ofthe LLC converter 100 can be met. The SR delay due to V_(in) is thencalculated using measured V_(in) in Eqn. 1.

At step 706, the effective SR delay due to V_(in) is saturated to zeroto eliminate any calculated values less than zero. In this step, anynegative calculation values are replaces with a value of zero, whichindicates that, for the measured V_(in) in step 702, there is no SRdelay contribution due to V_(in).

At step 708, the output voltage V_(out) is measured using, for example,the output voltage sensor 142 of FIG. 1 . The measured V_(out) iscompared with a nominal voltage, V_(nominal), at step 710. The nominalvoltage is a voltage such as nominal voltage 304 of FIG. 3 , where SRdelays due to output voltages at or above the nominal voltage arenegligible and can be ignored. Accordingly, if V_(out) is greater thanor equal to the V_(nominal) (712), then a default delay due to, forexample, a minimum dead time, is acquired at step 714. The default delayadds a margin of SR delay to ensure that turning on the first set of SRswitches (e.g., switches 118, 120) is avoided during conduction in thesecond set of SR switches (e.g., switches 122, 124). At step 716, theeffective SR delay, SR_(delay), is calculated as the sum of the defaultdelay and the effective SR delay due to V_(in).

If V_(out) is less than the V_(nominal) (718), portions of the SR delaydue to V_(out) and I_(out) are calculated. The portion of the SR delaydue to V_(out) is calculated at step 720. Like the portion of the SRdelay due to V_(in) above, the portion of the SR delay due to V_(out)can be calculated based on a linear trend line using the polynomialequation:SR_(vo) =V _(out) *A2_(vo) +C ₂  (Eqn. 2)where V_(out) is the output voltage measured at step 708, A2_(vo) is theslope of the linear calculation, and C₂ is the y intercept of the linearcalculation. I_(out) is measured at step 722. The portion of the SRdelay due to I_(out) is calculated at step 724 based on a linear trendline using the polynomial equation:SR_(io) =I _(out) *A3_(io) +C ₃  (Eqn. 3)where I_(out) is the output current measured at step 724, A3_(io) is theslope of the linear calculation, and C₃ is the y intercept of the linearcalculation. At step 726, the SR delay is calculated according to thefollowing equation:SR_(delay)=SR_(vi)+SR_(vo)−SR_(io)  (Eqn. 4)

The SR_(delay), whether calculated via path 712 or path 718, issaturated at step 728 to ensure that negative values are set to zero andthat any value above a maximum computed threshold is reduced to themaximum threshold. The SR_(delay) values within the zero to maximumthreshold range are not adjusted due to saturation at step 728.

At step 730, the calculation procedure 700 checks whether a transientflag has been triggered. The transient flag may get triggered based on achange in frequency of the compensator output above a frequencythreshold and/or based on a change in the slew rate of the outputcurrent above a current threshold. If the transient flag is set (732),the SR_(delay) is adjusted with a delay margin being added thereto atstep 734 to ensure that turning on the first set of SR switches (e.g.,switches 118, 120) occurs after conduction in the second set of SRswitches (e.g., switches 122, 124). In this manner, a change above therespective threshold can account for additional delay(s) due to the rateof change. If the transient flag is not set (736), no additional delaymargin due to a transient condition needs to be added to the SR_(delay).At step 738, the SR_(delay) is saved and written to a delay register foruse by the control procedure 600.

Referring again to FIG. 6 , after calculation of the phase shift or SRdelay, SR_(delay), at step 604, the control procedure 600 acquires (atstep 606) the SR_(delay) from the delay register written at step 738 ofthe calculation procedure 700. The primary side switch (e.g., switch 106or switch 108) is tuned on at step 608, and after a delay specified bythe SR_(delay), the corresponding synchronous rectifier switches (e.g.,switches 118, 120 or switches 122, 124) are turned on at step 610.

At step 612, the primary side switch is turned off as appropriate forthe duty cycle desired for the switch. The corresponding synchronousrectifier switches are also turned off at step 614. In one embodiment,the synchronous rectifier switches are turned off shortly after orsubstantially synchronously with the primary side switch. In otherembodiments, a further delay may be present between turning off theprimary side switch and turning off the secondary side switches.

The control procedure 600 determines whether the procedure shouldcontinue at decision 616. If so (618), procedural control returns tostep 602 for controlling the alternate primary side switch. In thissubsequent iteration of the calculation procedure 800, updatedmeasurement values acquired from the LLC circuit during calculation ofthe phase shift at step 604 may produce the same or a different valuefor the delay. Otherwise (620), the control procedure 600 terminates atstep 622.

FIG. 8 illustrates a calculation procedure 800 for calculating the phaseshift according to another embodiment. The calculation procedure 800 maybe implemented by the controller 126 of FIG. 1 or by another controlleror digital processor in the LLC converter 100. In this embodiment,calculating the delay includes determining the rate of change of thedecay of the primary current, I_(pri), by the equation:

$\begin{matrix}{\frac{{dI}_{pri}}{dt} = {- \frac{V_{Cr} + {N \cdot V_{out}}}{L_{r}}}} & \left( {{Eqn}.\mspace{14mu} 5} \right)\end{matrix}$where V_(Cr) is the resonant capacitor voltage of the resonant network(e.g., capacitor 116 of FIG. 1 ), N is the turns ratio(N_(primary)/N_(secondary)) of the transformer (e.g., transformer 136 ofFIG. 1 ), V_(out) is the measured output voltage, and L_(r) is theresonant inductance of the resonant network inductor (e.g., inductor 112of FIG. 1 ). The resonant capacitor voltage, V_(Cr), may be measured byresonant capacitor voltage sensor 146 of FIG. 1 in an example. Further,the output voltage V_(out) may be measured using, for example, theoutput voltage sensor 142 of FIG. 1 . The turns ratio, N, and theresonant inductance, L_(r), are known parameters based on the componentsused in the circuit of the LLC converter 100.

The calculation procedure 800 begins with determining the fourparameters of Eqn. 5. At step 802, the resonant capacitor voltage,V_(Cr), is obtained, and the output voltage, V_(out), is obtained atstep 804. The voltages may be measured using, for example, resonantcapacitor voltage sensor 146 and output voltage sensor 142 of FIG. 1 .In other embodiments, either or both of the V_(Cr) and the V_(out) maybe computed or estimated. When measured, the V_(Cr) measurement is takenat or very near to the turn-off time of the primary switch(es). Themeasurement for V_(out) may also be taken at this time. At step 806, theresonant inductance of the resonant network inductor and the turnsratio, N, of the transformer are obtained, for example, from a memorystorage location. The rate of change, dI_(pri)/dt, of the decay of theprimary current is determined at step 808 based on Eqn. 5.

Referring to FIG. 9 , various curves are illustrated in an operatingexample. A current curve 900 of current flowing through a first set ofsynchronous rectifier switches (e.g., switches 118, 120) is shown on aplot 902 together with a current curve 904 of current flowing through asecond set of synchronous rectifier switches (e.g., switches 122, 124).Another plot 906 illustrates a voltage curve 908 of a gate voltage of afirst primary side switch (e.g., switch 106), a voltage curve 910 of agate voltage of a second primary side switch (e.g., switch 108), and avoltage curve 912 of a gate voltage of a switch of the second set ofsynchronous rectifier switches. A third plot 914 illustrates a currentcurve 916 of current flowing in the primary side such as through theinductor 112 of FIG. 1 , for example. A fourth plot 918 illustrates avoltage curve 920 of a resonant capacitor voltage (e.g., capacitor 116of FIG. 1 ).

At a turn off time 922 of the first primary side switch (e.g., switch106), energy in the resonant inductor (e.g., inductor 112) continues tocause current to flow through the primary side as shown in current curve916. During this continued primary current flow, since the primarycurrent is still decaying, a turn on of the second primary side switch(e.g., switch 108) in this interval yields no conduction from the otherrectifier set in the secondary side until the current flowing throughthe primary side has decayed to a magnetizing current level, illustratedas current curve 924. The magnetizing current level is represented astrend line 926 in FIG. 9 . The discharge or decay of the primary sidecurrent introduces a delay, T_(decay), 928 in the conduction of thesecondary rectifiers. Furthermore, T_(decay) 928 includes a dead time,T_(dead), 930 component between the turn off of the first primary sideswitch and the turn on of the second primary side switch. The SR delay,T_(SRdelay), 932 may be determined based on the delay 928 and the deadtime 930 based on the following equation:T _(SRdelay) =T _(decay) −T _(dead) +T _(margin)  (Eqn. 6)where T_(margin) corresponds to an additional time buffer. T_(margin)can help to ensure that turning on the second set of synchronousrectifiers occurs after current conduction through the first set ofsynchronous rectifiers.

Referring to FIGS. 8 and 9 , the value for T_(decay) 928 may bedetermined from Eqn. 5 for the value of dt. That is, dI_(pri) may bedivided by the value determined for the rate of change, dI_(pri)/dt, atstep 808. Accordingly, the calculation procedure 800 includesdetermining the change in the primary current, dI_(pri), at step 810 bymeasuring the current through the resonant inductor at or near the turnoff time 922 and by measuring the current through the resonant inductorwhen the current through the first set of synchronous rectifier switchessubstantially disappears. At that point, current flowing through theprimary side has sufficiently decayed to the magnetizing current level.With the value for the change in the primary current, dI_(pri), knownfrom step 810 as well as the value for the rate of change, dI_(pri)/dt,of the decay of the primary current from step 808, The value forT_(decay) 928 may be determined at step 812 by dividing dI_(pri) bydI_(pri)/dt.

At step 814, the dead time T_(dead) 930 may be obtained from the controlscheme for driving the gate voltages of the primary side switches. Thecontrol scheme can be examined to determine the time specified forturning off the first primary side switch and the time specified forturning on the next primary side switch. The time between turning offthe first switch and turning on the other switch corresponds to the deadtime 930. Next, at step 816, the SR delay, T_(SRdelay) 932 may bedetermined by subtracting the dead time 930 from the value for T_(decay)928 and, according to an embodiment, adding an extra time buffer,T_(margin). As with the calculation procedure 700 of FIG. 7 , thecalculation procedure 800 of FIG. 8 includes saving and writing thecalculated SR delay, T_(SRdelay), to a delay register at step 818 foruse by the control procedure 600.

Embodiments of the disclosure operate to determine the SR delay betweenturning on a primary side switch and turning on corresponding secondaryside switches to take into account a trend for a lighter load or ahigher output voltage to benefit from a shorter delay while heavierloads and lower output voltages benefit from longer delays.

While the invention has been described in detail in connection with onlya limited number of embodiments, it should be readily understood thatthe invention is not limited to such disclosed embodiments. Rather, theinvention can be modified to incorporate any number of variations,alterations, substitutions or equivalent arrangements not heretoforedescribed, but which are commensurate with the spirit and scope of thepresent disclosure. Additionally, while various embodiments of thepresent disclosure have been described, it is to be understood thataspects of the present disclosure may include only some of the describedembodiments. Accordingly, the invention is not to be seen as limited bythe foregoing description but is only limited by the scope of theappended claims.

What is claimed is:
 1. A circuit for use in an LLC converter with an LLCprimary side and an LLC secondary side, the circuit comprising: a firstprimary side switch; a first secondary side switch assembly; acontroller configured to: measure, on the LLC primary side, a firstvoltage; determine, based on the first voltage, a delay due to the firstvoltage; apply a first gate voltage to the first primary side switch totransition the first primary side switch from an off state to an onstate; and apply a second gate voltage to the first secondary sideswitch assembly to transition the first secondary side switch assemblyfrom an off state to an on state; wherein the application of the firstgate voltage and the application of the second gate voltage areseparated by a synchronous rectifier delay based at least on the delaydue to the first voltage; a resonant network on the LLC primary side andcomprising a resonant capacitor and a resonant inductor; a transformerhaving a primary winding coupled to the resonant network and having asecondary winding; wherein the first voltage comprises a voltage acrossthe resonant capacitor; and wherein the controller is further configuredto: measure, on the LLC secondary, an output voltage; obtain aninductance of the resonant inductor; obtain a turns ratio of a number ofturns of the primary winding of the transformer to a number of turns ofthe secondary winding of the transformer; and determine a rate of changevalue based on the first voltage, the output voltage, the inductance,and the turns ratio.
 2. The circuit of claim 1, wherein the controller,in being configured to determine the rate of change value, is configuredto determine the rate of change value based on the equation:${- \frac{V_{Cr} + {N \cdot V_{out}}}{L_{r}}},$ where V_(Cr) is thefirst voltage, N is the turns ratio, V_(out) is the output voltage, andL_(r) is the inductance.
 3. The circuit of claim 1, wherein thecontroller is further configured to: obtain a current change of acurrent flowing through the resonant inductor during a time periodbetween an on-to-off transition of the first primary side switch and acessation of current through the first secondary side switch assembly.4. The circuit of claim 3, wherein the controller is further configuredto determine a decay time based on a relationship of the current changeto the rate of change value.
 5. The circuit of claim 4, wherein therelationship comprises a division of the current change by the rate ofchange value.
 6. The circuit of claim 4, wherein the controller isfurther configured to: obtain a dead time between the on-to-offtransition of the first primary side switch and an off-to-on transitionof a second primary side switch; and calculate the synchronous rectifierdelay based on the dead time and on the decay time.
 7. The circuit ofclaim 6, wherein the controller, in being configured to calculate thesynchronous rectifier delay based on the dead time and on the decaytime, is configured to subtract the dead time from the decay time. 8.The circuit of claim 7, wherein the controller is further configured toadd a default margin delay to the synchronous rectifier delay.
 9. Amethod for adjusting off-to-on time delay between primary and secondaryside switches in an LLC converter, the method comprising: measuring, ona primary side of the LLC converter, a resonant capacitor voltage acrossa resonant capacitor of the LLC converter; determining, based on theresonant capacitor voltage, a synchronous rectifier delay; causing afirst primary side switch to transition from an off state to an onstate; delaying a first period of time based on the synchronousrectifier delay; causing a first secondary side switch assembly totransition from an off state to an on state after the first period oftime; measuring, on a secondary side of the LLC converter, an outputvoltage; obtaining an inductance of a resonant inductor of the LLCconverter; obtaining a turns ratio of a number of turns of a primarywinding of a transformer of the LLC converter to a number of turns of asecondary winding of the transformer; and determining a rate of changevalue based on the resonant capacitor voltage, the output voltage, theinductance, and the turns ratio.
 10. The method of claim 9, whereindetermining the rate of change value comprises determining the rate ofchange value based on the equation:${- \frac{V_{Cr} + {N \cdot V_{out}}}{L_{r}}};$ where V_(Cr) is theresonant capacitor, N is the turns ratio, V_(out) is the output voltage,and L_(r) is the inductance.
 11. The method of claim 9 furthercomprising obtaining a current change of a current flowing through theresonant inductor during a time period between an on-to-off transitionof the first primary side switch and a cessation of current through thefirst secondary side switch assembly.
 12. The method of claim 11 furthercomprising determining a decay time based on a relationship of thecurrent change to the rate of change value.
 13. The method of claim 12,wherein determining the decay time comprises dividing the current changeby the rate of change value.
 14. The method of claim 12 furthercomprising: obtaining a dead time between the on-to-off transition ofthe first primary side switch and an off-to-on transition of a secondprimary side switch; and calculating the synchronous rectifier delaybased on the dead time and on the decay time.
 15. The method of claim14, wherein calculating the synchronous rectifier delay comprisessubtracting the dead time from the decay time.
 16. The method of claim 9further comprising: causing the first primary side switch to transitionfrom the on state to the off state; causing the first secondary sideswitch assembly to transition from the on state to the off state;causing a second primary side switch to transition from an off state toan on state prior to cessation of current flow through the firstsecondary side switch assembly; and causing a second secondary sideswitch assembly to transition from an off state to an on state aftercessation of current flow through the first secondary side switchassembly.
 17. The method of claim 16 further comprising calculating anupdated synchronous rectifier delay; and wherein the transition from theoff state to the on state of the second secondary side switch assemblyoccurs after the updated synchronous rectifier delay.
 18. A method foradjusting off-to-on time delay between primary and secondary sideswitches in an LLC converter, the method comprising: measuring, on aprimary side of the LLC converter, a resonant capacitor voltage across aresonant capacitor of the LLC converter; determining, based on theresonant capacitor voltage, a synchronous rectifier delay; causing afirst primary side switch to transition from an off state to an onstate; delaying a first period of time based on the synchronousrectifier delay; causing a first secondary side switch assembly totransition from an off state to an on state after the first period oftime; causing the first primary side switch to transition from the onstate to the off state; causing the first secondary side switch assemblyto transition from the on state to the off state; causing a secondprimary side switch to transition from an off state to an on state priorto cessation of current flow through the first secondary side switchassembly; and causing a second secondary side switch assembly totransition from an off state to an on state after cessation of currentflow through the first secondary side switch assembly; and calculatingan updated synchronous rectifier delay; wherein the transition from theoff state to the on state of the second secondary side switch assemblyoccurs after the updated synchronous rectifier delay.